Design of a controller based on FPGA &amp; ARM and its application in the SSRF fast interlock system

LIU Xin JIANG Geyang SHEN Liren CHEN Jianfeng

doi:null

您当前的位置：

首页 >

文章列表页 >

Design of a controller based on FPGA & ARM and its application in the SSRF fast interlock system

更新时间：2021-03-05

- Design of a controller based on FPGA & ARM and its application in the SSRF fast interlock system
- NUCLEAR TECHNIQUES Vol. 33, Issue 9, (2010)
- 作者机构：
  
  中国科学院上海应用物理研究所
- 作者简介：
- 基金信息：
- DOI：
  CLC： TP273
- Published：01 September 2010
- 稿件说明：
移动端阅览
[1]刘鑫,蒋舸扬,沈立人,陈建锋.基于FPGA和ARM的控制器设计及在快联锁保护系统中的应用[J].核技术,2010,33(09):653-656.

LIU Xin JIANG Geyang SHEN Liren CHEN Jianfeng. Design of a controller based on FPGA & ARM and its application in the SSRF fast interlock system[J]. Nuclear techniques, 2010, 33(9): 653-656.
[1]刘鑫,蒋舸扬,沈立人,陈建锋.基于FPGA和ARM的控制器设计及在快联锁保护系统中的应用[J].核技术,2010,33(09):653-656. DOI：

LIU Xin JIANG Geyang SHEN Liren CHEN Jianfeng. Design of a controller based on FPGA & ARM and its application in the SSRF fast interlock system[J]. Nuclear techniques, 2010, 33(9): 653-656. DOI：

摘要

联锁保护系统是上海光源为保护重要设备而设置的控制子系统

快联锁保护系统是其中一部分

其联锁响应时间要小于1ms。本文介绍了一种基于FPGA和ARM的快联锁保护系统的实现方案

该方案利用ARM软件功能强及FPGA逻辑处理灵活和IO资源丰富的特点实现快联锁的功能。本文简要介绍了系统的设计方案和硬件结构

及该控制器的测试结果。

Abstract

The interlock system is a control subsystem designed to protect essential equipment of Shanghai Synchrotron Radiation Facility(SSRF).As a part of the interlock system

the fast interlock system based on FPGA and ARM acts within 1 ms after a vacuum leak signal is given.In this paper

we describe the implementation of the fast interlock system.The design makes use of strong software capacity of the ARM

flexible logic process capability of FPGA

and rich IO resources to achieve the response time requirements of the system.The system solutions

hardware architecture and the test result of the controller are given

too.

关键词

Keywords

references

Views

130

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Design and development of SHINE accelerator fast interlock system

Research on synchronous radiation scanning transmission X-ray microscopy system closed-loop control method

Performance test of front-end ASIC chip CSNS_VASD developed for China Spallation Neutron Source

Development of on-the-fly mode control system for Hefei Light Source

Design and implementation of network topology for HEPS fast orbit feedback system

Related Author

YU Chunlei

CHEN Guanghua

DING Jianguo

LI Ming

XIAO Qingwen

YAN Yingbing

YAO Zhen

JIAO Yuchen

Related Institution

Shanghai Advanced Research Institute, Chinese Academy of Sciences

Shanghai Institute for Advanced Study, Chinese Academy of Sciences

ShanghaiTech University

The University of Texas at Austin

Zhengzhou University

AI问答

Address：2019 Jialuo Road, Jiading, Shanghai, China Postal code：201800
Tel：021-39194977 Email：LHB@sinap.ac.cn
Technical support is provided by Beijing Founder electronics co., LTD 沪ICP备05005479号-1 京公网安备11010802024621
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.
Total Visits：881187 Visits Today：714

⁰

Design of a controller based on FPGA & ARM and its application in the SSRF fast interlock system

DOI：

摘要

Abstract

关键词

Keywords

references