Design and implement of a test system for front-end ASIC chips

QIAN Yi1 SU Hong1 KONG Jie1; 2 DONG Chengfu1 MA Xiaoli1 LI Xiaogang1 1

doi:null

您当前的位置：

首页 >

文章列表页 >

Design and implement of a test system for front-end ASIC chips

更新时间：2021-03-12

- Design and implement of a test system for front-end ASIC chips
- NUCLEAR TECHNIQUES Vol. 32, Issue 9, (2009)
- 作者机构：
  
  1. 中国科学院近代物理研究所
  2. 中国科学院研究生院
- 作者简介：
- 基金信息：
  
  国家自然科学基金资助(10675153)项目
- DOI：
  CLC： TN492
- Published：01 September 2009
- 稿件说明：
移动端阅览
[1]千奕,苏弘,孔洁,董成富,马晓莉,李小刚.一种前端ASIC芯片测试系统的设计与实现[J].核技术,2009,32(09):701-705.

QIAN Yi1 SU Hong1 KONG Jie1, 2 DONG Chengfu1 MA Xiaoli1 LI Xiaogang1 1. Design and implement of a test system for front-end ASIC chips[J]. Nuclear techniques, 2009, 32(9): 701-705.
[1]千奕,苏弘,孔洁,董成富,马晓莉,李小刚.一种前端ASIC芯片测试系统的设计与实现[J].核技术,2009,32(09):701-705. DOI：

QIAN Yi1 SU Hong1 KONG Jie1, 2 DONG Chengfu1 MA Xiaoli1 LI Xiaogang1 1. Design and implement of a test system for front-end ASIC chips[J]. Nuclear techniques, 2009, 32(9): 701-705. DOI：

摘要

介绍了一种专用集成电路芯片性能测试系统的设计与实现

该芯片适用于构建硅探测器前端读出电子学。描述了测试系统主要硬件电路设计

基于CPLD的快读出控制时序发生模块的实现

利用并口线来模拟I2C总线的方法

系统的调试和主要性能的分析。

Abstract

A test system for front-end ASIC chip that developed for optimum performance with silicon strip detector was presented in this paper.The main circuit

implementation of a fast read-out control pulse generator based on CPLD and the realization of I2C bus using lines in parallel port were introduced.And the debugging and the performance analysis of the testing system were described.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

A testing system circuit for front-end ASIC of silicon strip detector

A trigger control system of solid state modulator based on CPLD, microprocessor and network

Pulsed total dose effect test technique and damage laws study

Related Author

QIAN Yi1

2 SU Hong1 XU Si jiu1

2 LI Xiaogang1 1

李小刚

WANG Xiangqi HE Ning FENG Deren

何宁

冯德仁

LUO Yinhong GONG Jiancheng YAO Zhibin GUO Hongxia ZHANG Fengqi LI Yonghong GUO Ning

Related Institution

Institute of Modern Physics, the Chinese Academy of Sciences, Lanzhou 730000, China) 2

中国科学院近代物理研究所兰州730000 中国科学院研究生院北京

National Synchrotron Radiation Laboratory, University of Science and Technology of China

中国科学技术大学国家同步辐射实验室

Northwest Institute of Nuclear Technology

AI问答

Address：2019 Jialuo Road, Jiading, Shanghai, China Postal code：201800
Tel：021-39194977 Email：LHB@sinap.ac.cn
Technical support is provided by Beijing Founder electronics co., LTD 沪ICP备05005479号-1 京公网安备11010802024621
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.
Total Visits：881187 Visits Today：714

⁰