Development of a synchrotron timing system on a programmable chip

LIN Feiyu1; 2 QIAO Weimin1 WANG Yanyu1 GUO Yuhui1 1

doi:null

您当前的位置：

首页 >

文章列表页 >

Development of a synchrotron timing system on a programmable chip

更新时间：2021-03-12

- Development of a synchrotron timing system on a programmable chip
- NUCLEAR TECHNIQUES Vol. 32, Issue 10, (2009)
- 作者机构：
  
  1. 中国科学院近代物理研究所
  2. 中国科学院研究生院
- 作者简介：
- 基金信息：
  
  国家“九五”大科学工程——兰州重离子加速器冷却储存环(HIRFL-CSR)项目资助
- DOI：
  CLC： TP368.11
- Published：01 October 2009
- 稿件说明：
移动端阅览
[1]林飞宇,乔卫民,王彦瑜,郭玉辉.应用于同步加速器时序控制的片上可编程系统的设计[J].核技术,2009,32(10):737-741.

LIN Feiyu1, 2 QIAO Weimin1 WANG Yanyu1 GUO Yuhui1 1. Development of a synchrotron timing system on a programmable chip[J]. Nuclear techniques, 2009, 32(10): 737-741.
[1]林飞宇,乔卫民,王彦瑜,郭玉辉.应用于同步加速器时序控制的片上可编程系统的设计[J].核技术,2009,32(10):737-741. DOI：

LIN Feiyu1, 2 QIAO Weimin1 WANG Yanyu1 GUO Yuhui1 1. Development of a synchrotron timing system on a programmable chip[J]. Nuclear techniques, 2009, 32(10): 737-741. DOI：

摘要

同步加速器对控制信号的时间约束要求非常严格

时序控制是加速器控制系统中十分重要的环节。在兰州重离子加速器冷却储存环（HIRFL-CSR）控制系统中

时序控制主要采用FPGA+ARM+linux+DSP的体系结构。本文介绍基于FPGA和uClinux操作系统的片上可编程系统（SOPC）的设计

可将目前ARM+LINUX的工作完全集成在FPGA内实现

省去专用ARM芯片。其最高工作频率可达185 MHz

硬件资源消耗不到4%。片上可编程系统的硬件处理器系统和操作系统都可根据具体需求重新裁剪和配置。SOPC技术在加速器物理以及其他领域有着非常广泛的应用前景。

Abstract

A synchrotron requires extremely high time constraints for timing signals

so timing system is very important for a synchrotron control system.A FPGA+ARM+Linux+DSP architecture has been mainly used in timing control of the HIRFL-CSR control system.In this paper

we report the development of the SOPC(System On a Programmable Chip) based on FPGA and uClinux.It can integrate all the functions of ARM+Linux in one single FPGA chip

hence no need of the dedicated ARM chip

and the reduced cost.The maximum operation frequency of this system is 185 MHz.The hardware consumes less than 4% of total resources of FPGA chip.And both the hardware system and the operating system of the SOPC are reconfigurable.The SOPC system has a wide prospect of applications in accelerator engineering and many fields of scientific research.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Design and development of SHINE accelerator fast interlock system

Research on synchronous radiation scanning transmission X-ray microscopy system closed-loop control method

Performance test of front-end ASIC chip CSNS_VASD developed for China Spallation Neutron Source

Development of on-the-fly mode control system for Hefei Light Source

Design and implementation of network topology for HEPS fast orbit feedback system

Related Author

YU Chunlei

CHEN Guanghua

DING Jianguo

LI Ming

XIAO Qingwen

YAN Yingbing

YAO Zhen

JIAO Yuchen

Related Institution

Shanghai Advanced Research Institute, Chinese Academy of Sciences

Shanghai Institute for Advanced Study, Chinese Academy of Sciences

ShanghaiTech University

Shanghai Institute of Applied Physics, Chinese Academy of Sciences

The University of Texas at Austin

AI问答

Address：2019 Jialuo Road, Jiading, Shanghai, China Postal code：201800
Tel：021-39194977 Email：LHB@sinap.ac.cn
Technical support is provided by Beijing Founder electronics co., LTD 沪ICP备05005479号-1 京公网安备11010802024621
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.
Total Visits：881163 Visits Today：690

⁰