A controller based on FPGA state-space equation solver for HIRFL-CSR power supply

YANG Feng1; 2 QIAO Weiming1 ZHANG Wei1 LI Guihua1 AN Shi1 GU Kewei1 WU Jiongqi1 JIANG Ziyun1 CHENG Yun1 1

doi:null

您当前的位置：

首页 >

文章列表页 >

A controller based on FPGA state-space equation solver for HIRFL-CSR power supply

更新时间：2021-03-05

- A controller based on FPGA state-space equation solver for HIRFL-CSR power supply
- NUCLEAR TECHNIQUES Vol. 35, Issue 2, (2012)
- 作者机构：
  
  1. 中国科学院近代物理研究所
  2. 中国科学院研究生院
- 作者简介：
- 基金信息：
- DOI：
  CLC： TL56
- Published：01 February 2012
- 稿件说明：
移动端阅览
[1]杨锋,乔卫民,张玮,李桂花,安石,顾可伟,武俊奇,姜子运,陈云.基于FPGA状态空间方程解算器的HIRFL-CSR电源控制器设计[J].核技术,2012,35(02):135-140.

YANG Feng1, 2 QIAO Weiming1 ZHANG Wei1 LI Guihua1 AN Shi1 GU Kewei1 WU Jiongqi1 JIANG Ziyun1 CHENG Yun1 1. A controller based on FPGA state-space equation solver for HIRFL-CSR power supply[J]. Nuclear techniques, 2012, 35(2): 135-140.
[1]杨锋,乔卫民,张玮,李桂花,安石,顾可伟,武俊奇,姜子运,陈云.基于FPGA状态空间方程解算器的HIRFL-CSR电源控制器设计[J].核技术,2012,35(02):135-140. DOI：

YANG Feng1, 2 QIAO Weiming1 ZHANG Wei1 LI Guihua1 AN Shi1 GU Kewei1 WU Jiongqi1 JIANG Ziyun1 CHENG Yun1 1. A controller based on FPGA state-space equation solver for HIRFL-CSR power supply[J]. Nuclear techniques, 2012, 35(2): 135-140. DOI：

摘要

兰州重离子加速器冷却储存环（HIRFL-CSR）磁铁电源控制系统迫切需要提高性能

为实现基于现代控制理论的复杂控制算法

设计了ARM+FPGA结构的数字电源控制器。在FPGA中

设计了全新的硬件状态空间方程解算器

对电源进行实时、高速的状态反馈控制。结果证明

控制器可很好地实现最优观测状态反馈闭环控制

且其动态响应速度、稳态精度、抗干扰性及鲁棒性均有很大的提高。

Abstract

The control system of HIRFL-CSR magnet power supply should be improved.In order to realize the complex control algorithms based on modern control theory

digital controller of the power supply was designed with ARM+FPGA architecture.State-space equation solver was designed in the FPGA to realize the state feedback control of the power supply.The results show that the dynamic response speed

steady state accuracy and robustness of the control system are greatly improved.

关键词

Keywords

references

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

FPGA remote firmware update method based on SiTCP communication protocol with rollback function

The development of the main detector's readout electronics for GPPD of CSNS project

A real-time peak detection method for nuclear pulse signal and energy spectrum analysis

Method of pulse baseline estimate and deduction for digital gamma energy spectrometer

Development of a FPGA-based 8-channel pulse wave analyzer

Related Author

WANG Zheng

HU Jun

CHEN Zhang

CHEN Shaojia

ZHAO Yubin

ZENG Lixin

TIAN Xingcheng

LUO Hong

Related Institution

University of Chinese Academy of Sciences

State Key Laboratory of Particle Detection and Electronics

Institute of High Energy Physics, Chinese Academy of Sciences

Dongguan Institute of Neutron Science

Key Laboratory of Optoelectronic Technology and Systems, Ministry of Education, Chongqing University

AI问答

Address：2019 Jialuo Road, Jiading, Shanghai, China Postal code：201800
Tel：021-39194977 Email：LHB@sinap.ac.cn
Technical support is provided by Beijing Founder electronics co., LTD 沪ICP备05005479号-1 京公网安备11010802024621
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.
Total Visits：881214 Visits Today：741

⁰